Search by job, company or skills

Senior Physical Design Engineer

Senior Physical Design Engineer

HCL TechBee
10-12 Years
Not Disclosed
  • Posted 3 days ago
  • Be among the first 10 applicants

Job Description

We're Hiring | Physical Design Engineer | 10+ Years | Pan India

We are looking for experienced Physical Design Engineers to join our team at HCLTech.

Position: Physical Design Engineer

Experience: 10+ Years

Location: Open across India

Key Skills / JD

Skills: Physical Design, PnR, Floorplanning, Placement, CTS, Routing, STA, Timing Closure, & Sign-off

Tools: Innovus / ICC2 / Fusion Compiler / PrimeTime

Experience: 10+ Years

Interested candidates can share their updated CV along with the below mandatory details at:

[Confidential Information]

Mandatory Details:

  • Full Name:
  • Contact Number:
  • Email ID:
  • Total Experience:
  • Relevant Experience in Physical Design:
  • Current Company:
  • Current Location:
  • Preferred Location:
  • Current CTC:
  • Expected CTC:
  • Notice Period / LWD:
  • Highest Qualification:

Please feel free to like, comment, or share this post with relevant professionals in your network.

#Hiring #PhysicalDesign #PhysicalDesignEngineer #VLSI #Semiconductor #ASIC #PnR #STA #TimingClosure #Innovus #ICC2 #FusionCompiler #PrimeTime #HCLTech #VLSIJobs #SemiconductorJobs #PanIndiaHiring

More Info

Job Type:
Industry:
Function:
Employment Type:

Key Skills

About Company

Similar Jobs

5-10 yrs
Bengaluru, India
Skills:
power integrity , Perl, Python, Tcl, physical design sign-off, static dynamic IR drop, physical ECOs, Cadence Voltus, electromigration, power-grid optimization, PG strengthening, Ansys RedHawk, EM IR analysis, vectorless EM IR analysis
5-10 yrs
Bengaluru, India
Skills:
power integrity , Routing, CTS, floorplanning, Low-Power Design, Synthesis, Physical Verification, Timing Closure, Placement, Sign-off, Multi-Voltage Domains, Physical Design implementation
8-10 yrs
Bengaluru, India
Skills:
Shell, Perl, Tcl, Implementation of Arm cores systems and SoCs, Physical Design, Synthesis, Automation Python, Low power design techniques, Verilog RTL design, LEC CLP and ECO implementation, Timing Constraints development, Synthesis Timing Closure
10-12 yrs
Bengaluru, India
Skills:
Perl, Python, Tcl, primetime, Cadence Innovus, EM analysis, Physical Verification, Signal Integrity, StarRC, Timing Closure, low-power design techniques, Synopsys ICC2