Search by job, company or skills

Senior Physical Design Engineer

Senior Physical Design Engineer

FARADAY
3-5 Years
Not Disclosed
  • Posted an hour ago
  • Be among the first 10 applicants

Job Description

About us:

Faraday Technology Corporation is a leading fabless ASIC design and silicon IP (Intellectual property) provider established in 1993 as the first Asian ASIC vendor. Faraday is listed on the Taiwan Stock Exchange (TWSE) under ticket number 3035.

Faraday Technology Vietnam (FTV) is established in Ho Chi Minh in 2019. We aim to be a full-fledged R&D centre, spanning from RTL design to post-sillicon verification.

About the Role:

We are seeking a talented and experienced Physical Design Engineer to join our team and play a key role in the development of our next-generation ASICs. You will be responsible for the physical implementation of complex designs, ensuring they meet performance, power, and area targets while adhering to rigorous design rules and verification procedures.

Responsibilities:

● ASIC physical implementation by using automatic place and route tools

● Floor planning, powerplan synthesis, clock tree synthesis, timing closure, routing, and post-route optimization

● Physical verification signoff including DRC, LVS, ERC, Antenna and ESD

● Coordinate cross-site communication and coordination among internal supporting groups

Technical Qualifications

● Bachelor's or Master's degree in Electrical Engineering, Computer Science, or a related field.

● Minimum 3 years of hands-on industry experience in Physical Design implementation, covering the full flow from netlist to GDS, including STA, Physical Verification (PV), and EM/IR signoff.

● Proven experience handling complex hierarchical block designs or subsystems is required. Experience with full-chip SoC implementation or high-speed interface IPs such as DDR, PCIe, or UCIe is a strong advantage.

● Advanced Process Nodes: Familiarity with advanced semiconductor process nodes (e.g., 16nm, 12nm, 7nm, 5nm or below) is highly desirable.

● Hands-on experience with industry-standard EDA tools, including Cadence Innovus, Synopsys PrimeTime, and Siemens Calibre. Strong scripting and automation skills are an advantage.

Soft Skills

● Excellent problem-solving skills with a strong focus on root-cause analysis.

● Strong teamwork, quality-driven mindset, and motivation to achieve high-quality results.

● Good written and verbal English communication skills, with the ability to collaborate effectively in an international working environment.

Benefits

● Competitive Compensation: Attractive salary package commensurate with experience, plus performance-based bonuses.

● Diverse & Challenging ASIC Projects: Opportunity to work on a wide range of advanced ASIC projects across multiple process nodes, with exposure to the complete RTL-to-GDS flow built and maintained in-house. Engineers take ownership of Physical Design implementation as well as STA, PV, and EM/IR signoff, providing technically challenging and engaging work with broad exposure across the full design cycle.

● Career Growth & Management Development: Clear career progression paths for both technical and management tracks. High-performing and capable engineers will have opportunities to receive structured management and leadership training from experienced professionals, with a clear path toward future management roles.

ℎ . .

More Info

Job Type:
Industry:
Function:
Employment Type:

Key Skills

Siemens Calibre

powerplan synthesis

Cadence Innovus

ASIC physical implementation

post-route optimization

automatic place and route tools

DRC

About Company

Similar Jobs

0-4 yrs
Vietnam, Ho Chi Minh
Skills:
EDA tool chain - FusionCompiler, Shell, Perl, Python, Tcl, Physical Design Implementation, Hold Setup Requirement, floorplanning, Signoff Checks, IP integration, Make flow, Timing Fixture, Synthesis, Physical Verification, Power Intent spec and checks, Extraction, script programming, DRV checks, Tk, Place And Route, Clock Tree Synthesis
3-8 yrs
Vietnam, Ho Chi Minh
Skills:
Debugging, Routing, Shell Scripting, Automation, Static Timing Analysis, Python, Tcl, Power and Area Optimization, floorplanning, Congestion Mitigation, Synthesis, RTL-to-GDSII Implementation, EDA Methodology Development, Placement, Timing Closure, Physical Design Implementation, Clock Tree Synthesis