Jobs
Services
Career Solutions
Featured ProfileProfile HighlighterCareer BoosterBest SellerResume WritingLinkedin Makeover
Prep
Interview Preparation
Career Advice
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

Senior Design Verification Engineer
thundersoft india private limited

Senior Design Verification Engineer

thundersoft india private limited
5-12 Years
Not Disclosed
  • Posted 22 hours ago
  • Be among the first 10 applicants

Job Description

Senior Design Verification Engineer

Location: Bangalore/Hyderabad

Exp- 5 -12 yrs

NP - 0-30 days/Immediate

Role and Responsibilities: Domain: AXI, PCIe, UCIe protocol experience is highly preferred

1. Must have experience in developing test benches for IP/Subsystems/SoC.

2. In depth knowledge and hands on experience in the execution of verification of SoC/Sub System/IP DV.

3. Previous experience of independently driving IP DV projects from ability to lead a team by providing technical guidance, as well as be part of execution by debugging and SoC architecture understanding capabilities.

4. Strong hands on experience with common verification tools and methodology including UVM/ System Verilog/CDV/MDV, DV signoffs.

5. Must have a strong domain expertise in one or more following areas - AXI/PCIe/UCIe.

6. Experience in Hybrid test benches (SV, SystemC, Python) and SystemC based reference model test vectors/stimulus based verification is desirable.

Interested candidates can share resume to [Confidential Information]

More Info

Job Type:
Permanent Job
Industry:
Semiconductor Manufacturing
Function:
Engineering
Employment Type:
Full time

Key Skills

Hybrid test benches

MDV

DV signoffs

SV

Uvm

UCIe

Axi

CDV

Pcie
System Verilog
Python
Systemc
Last Updated: 13-10-2026 07:05:25 AM

Similar Jobs

Senior Design Verification Engineer, SSGAmazon Thunder
10-12 yrs
Bengaluru, India
Skills:
Fpga, Perl, Python, Emulation, RTL, Uvm, systemverilog
Senior Design Verification Engineersmartsoc solutions pvt ltd
5-7 yrs
Bengaluru, India
Skills:
Usb, DDR, Perl, Pcie, Ethernet, Python, Tcl, Uvm, coverage-driven verification, systemverilog, digital design RTL understanding, AMBA, MIPI, SVA
Senior Design Verification Engineer, SiliconGoogle India
8-10 yrs
Bengaluru, India
Skills:
SystemVerilog Assertions (SVA), test environments , Gate-Level Simulation (GLS), Test Cases, Low power debug, Constrained-random verification environments, Uvm, systemverilog, Verification test benches, Formal tools, Verification methodologies, Coverage measures, formal verification
Senior Design Verification Engineerproxelera
6-8 yrs
Bengaluru, India
Skills:
Vcs, functional coverage assertions, Questa, Uvm, SVA, systemverilog
Senior Design Verification Engineertexas instruments india
5-7 yrs
Bengaluru, India
Skills:
Cadence Tools, Gate level simulations, VHDL, Formal verification methodologies, VAMS, Testbench creation, Uvm, systemverilog, Motor control for BLDC BSM motor driver devices