Search Jobs

Search by job, company or skills

Design Verification Lead

Design Verification Lead

ALTEN Calsoft Labs
  • Posted 6 months ago
  • Be among the first 10 applicants

Job Description

Hi,

Greetings from ACL Digital,

Looking for Lead Design Verification Engineers

Exp Level:7+ Years

Location : Bangalore and Hyderabad

JD:

7+ Years of experience in Design verification

Must have Expertise:

1. Grounds up verification environment development using SV/ UVM is a must

2. One of the high speed protocols like PCIe or USB 3 or MIPI

3. Experience in testplanning

4. Experinece in leading a team of 5+ Engineers

5. Proficient in System Verilog and UVM

Big plus to have experience in:

1. TI FPD or ASA or Maxim GMSL protocol standard

2. FuSa verification is a big plus

3. Imaging design that involves CSI, DSI, eDP

4. Experience in effort and schedule estimation, tracking and technical leadership

Good to have experince in:

1. VIP development

2. FPGA

3. AMS Verification

Interested can Share Cv to [Confidential Information]

More Info

Job Type:
Industry:
Function:
Employment Type:

Key Skills

Maxim GMSL protocol standard

USB 3

VIP development

FuSa verification

Effort and schedule estimation tracking

MIPI

AMS Verification

Grounds up verification environment development

TI FPD

About Company

Similar Jobs

7-9 yrs
Bengaluru, India
Skills:
Usb, DDR, Pcie, Perl, Ethernet, Python, Tcl, RISC-V, Uvm, systemverilog, Axi, AMBA, MIPI
10-12 yrs
Bengaluru, India
Skills:
System Verilog, chip design flow, Specman, performance verification of ASICs, ASIC standard interfaces, constrained-random verification environments, verification techniques, design verification methodologies, hardware verification languages, memory system architecture
10-12 yrs
Bengaluru, India
Skills:
AI ML techniques, Uvm, systemverilog, Coverage-driven verification
6-10 yrs
Bengaluru, India
Skills:
Perl, Python, Tcl, DDR5 LPDDR5 verification, SVA, functional coverage, VIP emulation, DDR PHY verification, SystemVerilog UVM, FPGA prototyping, debug and root-cause analysis
7-17 yrs
Bengaluru
Skills:
Pcie, Systemc, Jenkins, Python, Perl, MATLAB, Design Verification, DV, Design Verification Lead, IP Verification, Subsystem Verification, systemverilog, Uvm, formal verification, Functional Verification, Constraint Random, Coverage Closure, Verification Plan, Specman E, Xcelium, Vmanager, Verilog-A, RNM, C Modelling, ISO 26262, Semiconductor, Pre-Silicon Verification