Jobs
Services
Career Solutions
Featured ProfileProfile HighlighterCareer BoosterBest SellerResume WritingLinkedin Makeover
Prep
Interview Preparation
Career Advice
Search Jobs
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

Design Verification Engineer
Thales

Design Verification Engineer

Thales
8-10 Years
  • Posted 2 days ago
  • Be among the first 10 applicants

Job Description

We're Hiring: Technical Lead – Design Verification Engineers (SV-UVM & DO-254) to drive our transition to SV-UVM and champion DO-254 excellence — a role that blends deep technical execution with coaching and mentorship.

Thales India Engineering Competency Center (ECC), Bengaluru.

What you'll do:

Coach the team on SV-UVM best practices & advanced debugging

Architect & code UVM components (agents, scoreboards) and complex test scenarios

Verify communication interfaces & bus protocols (AXI4, SPI, PCIe, UART, ARINC 818/664)

Own end-to-end DO-254 verification (DAL A/B) with full requirement-to-test traceability

Lead technical estimation, planning & risk mitigation for the IVV scope

What we're looking for:

8+12 years in FPGA/ASIC Verification

Expert, hands-on SV-UVM practitioner

Strong knowledge of AXI4, PCIe, ARINC standards

DO-254 (DAL A/B) or ISO 26262 (ASIL-D) experience

Proficiency in Questasim/VCS/Xcelium/Rivera-PRO

Python/TCL scripting for automation

B.Tech/B.E or M.Tech in Electronics & Communication

Aerospace/Defense background is a plus

Join Thales and help build technology that makes the world safer, greener, and more connected.

If Interested Please drop you resume to [Confidential Information]

More Info

Job Type:
Permanent Job
Industry:
Other
Function:
Design Verification / FPGA ASIC Verification
Employment Type:
Full time

Key Skills

Xcelium

Questasim

SV-UVM

Rivera-PRO

AXI4

DO-254

Asic verification
Vcs
Pcie
Fpga
Arinc
Python
Tcl

About Company

Last Updated: 29-09-2026 08:05:07 PM

Similar Jobs

Principal Design Verification Engineer Digital & AMSTexas Instruments
12-14 yrs
Bengaluru, India
Skills:
Perl, Python, Tcl, Xcelium simulation, vManager, Real-Number Modeling, Verilog-AMS, JasperGold, Uvm, SVA, systemverilog
Design Verification EngineerSourceright Technologies (India) Private Limited
6-9 yrs
Bengaluru
Skills:
code coverage , Design Verification Engineer, Low Power Verification Engineer, Power-Aware Verification Engineer, ASIC Design Verification Engineer, systemverilog, Uvm, Constrained Random Verification, Gate-Level Simulation, Timing Simulation, PAGLS, Testbench Development, VIP Integration, Coverage Closure
FPGA Silicon Design Verification EngineerAltera
7-9 yrs
Bengaluru, India
Skills:
code coverage , perl, Regression Testing, Ovm, Ethernet Protocols, Python, multiple RTL simulators, X-propagation, Uvm, systemverilog, functional coverage
Sr. SOC Design Verification Engineermettlesemi systems and technologies private limited
8-10 yrs
Bengaluru, India
Skills:
clocking , Ovm, DDR, Pcie, Verilog, Ethernet, Platform bring up in Emulators or Silicon, SOC boot flow, Constrained-random verification environments, Uvm, systemverilog, Power management flows, C SV tests, Low Power Verification, Coverage report generation, System Verilog Assertions, RTL GLS level simulations
SoC Design Verification EngineerQualcomm
Q
5-12 yrs
Bengaluru, India
Skills:
Design-for-Debug (DFD) and Verification Debug, Verilog, Usb, Pcie, UVM-based Verification Environment Development, Verification Planning Execution, SoC Subsystem Verification, Testbench Development, Interconnect Verification, systemverilog, Functional Coverage, UFS, Axi, Assertions SVA, EMAC Ethernet, Coverage-driven Verification, AHB, AMBA ATB Protocols