Search Jobs

Search by job, company or skills

Design Verification Engineer

Design Verification Engineer

DIGICOMM Semiconductor
Early Applicant
  • Posted 2 days ago
  • Be among the first 10 applicants

Job Description

Attention Design Verification Engineers ! Elevate your career to new horizons ! Your quest concludes here – embrace the chance to embark on a transformative journey with Digicomm Semiconductor Private Limited as your next professional milestone.

Responsibilities

  • Hands On Experience, in IP/SOC Verification
  • Have Experience of one or more Project Cycles including Tape Outs
  • Design & Verification Failure Debugging Skills
  • Verilog, System Verilog, & UVM Testbench Coding
  • Functional Coverage Development, & Coverage Closure
  • Assertion/Checker Development
  • Testcase Planning & Development
  • Practical Knowledge of Protocols like: PCIe, Ethernet, CXL, USB, CAN, LIN, FlexRay, AXI, AHB, APB
  • Concepts in Digital Design
  • Problem Solving & Analytical Skills

Qualifications : BTECH/MTECH

Experience : The Engineers with 2 to 8 years of Experience

More Info

Key Skills

Coverage Closure

Assertion Checker Development

Functional Coverage Development

Testcase Planning Development

UVM Testbench Coding

Design Verification Failure Debugging

Similar Jobs

2-5 yrs
Bengaluru, India
Skills:
Gate Level Simulation (GLS), Verilog, Matlab, Python, Adaptive filters, Digital design concepts, Analog and Channel model development, FPGA-based emulation, Sampling, Filters, FPGA emulation, modulation, DSP concepts, system modeling
6-9 yrs
Bengaluru
Skills:
code coverage , Design Verification Engineer, Low Power Verification Engineer, Power-Aware Verification Engineer, ASIC Design Verification Engineer, systemverilog, Uvm, Constrained Random Verification, Gate-Level Simulation, Timing Simulation, PAGLS, Testbench Development, VIP Integration, Coverage Closure
5-7 yrs
Bengaluru, India
Skills:
Java, Pcie, Perl, Verilog, Python, System Verilog, coverage-based verification methodology, assertions, Intel Quartus, Uvm, Xilinx Vivado
8-10 yrs
Bengaluru, India
Skills:
clocking , Ovm, DDR, Pcie, Verilog, Ethernet, Platform bring up in Emulators or Silicon, SOC boot flow, Constrained-random verification environments, Uvm, systemverilog, Power management flows, C SV tests, Low Power Verification, Coverage report generation, System Verilog Assertions, RTL GLS level simulations
5-12 yrs
Bengaluru, India
Skills:
Design-for-Debug (DFD) and Verification Debug, Verilog, Usb, Pcie, UVM-based Verification Environment Development, Verification Planning Execution, SoC Subsystem Verification, Testbench Development, Interconnect Verification, systemverilog, Functional Coverage, UFS, Axi, Assertions SVA, EMAC Ethernet, Coverage-driven Verification, AHB, AMBA ATB Protocols