Search by job, company or skills

Analog Design Engineer

Analog Design Engineer

smartsoc solutions pvt ltd
4-8 Years
Not Disclosed
  • Posted a day ago
  • Be among the first 10 applicants

Job Description

Exciting Opportunity for Analog Design Engineers – Bangalore

We are hiring Analog Design Engineers for an exciting opportunity in Bangalore.

Experience: 4–8 Years

Notice Period: Immediate to 15 Days

Key Responsibilities

Hands-on design experience in High-Speed PHY/IO, IO Receiver/Transmitter, and Bias Blocks (Voltage & Current References) on N3/N2 process nodes.

End-to-end verification of analog block modules, including:

AC, DC, Transient, and Noise Analysis

PERC, EM & IR Analysis

Reliability Checks

Analog + Digital (RTL) Co-Simulations

Required Qualifications

B.E./B.Tech, M.E./M.Tech, M.S., or Ph.D. in Electrical Engineering.

4+ years of experience with Cadence Virtuoso, Spectre, HSPICE, and Cadence schematic capture.

Strong proficiency in AMS and high-speed custom digital design flows, tools, and methodologies.

More Info

Job Type:
Function:
Employment Type:

Key Skills

high-speed custom digital design flows

Similar Jobs

5-10 yrs
Bengaluru, India
Skills:
Routing, PEX, floorplanning, Plansr technologies, Physical Verification, LVS, Analog mixed-signal layout methodologies, Matching techniques, Post-layout verification, ERC, DRC, Analog Custom Layout, Cadence Virtuoso
8-10 yrs
Bengaluru, India
Skills:
temperature sensors , bandgap references , DNL, ADEXL, op-amps, INL, biasing circuits, Layout XL, THD, precision analog circuits, CMOS technologies, DC operating point, noise, Stability, LDOs, mixed-signal circuit design, AMs, Cadence Virtuoso suite, Spectre, Sigma-Delta converters, Schematic Maestro, AC simulations, frequency response, ip development, mismatch analysis
5-7 yrs
Bengaluru, India
Skills:
Matlab, Worst case identification, Monte Carlo analysis, Physical layout management, AMs, Analog Circuit Design, Spectre, Cadence tool set, Top level simulation, Simplis, Post layout parasitic extraction, Schematic generation and simulation, Top level verification, Knowledge of device physics and process technologies, Block level modelling, Simulation data analysis, IC transistor level implementation, IC system partitioning and architectural tradeoff analysis, Power IC design, Signal grounding and routing tradeoffs, Die area optimization
2-5 yrs
Bengaluru, India
Skills:
transistor-level design and simulation, PEX, post-layout verification, LVS, noise analysis, Analog Circuit Design, Spectre, advanced CMOS technology nodes, DRC, layout sensitivity, linearity matching, mixed-signal IC design, Cadence Virtuoso
3-7 yrs
Bengaluru, India
Skills:
cadence spectre , mosfet , Synopsys tool suites, aging effects, small-signal modeling, jitter, BJT device physics, crosstalk, Verilog-AMS, Mentor Graphics, Cadence Virtuoso, Verilog-A, thermal noise