Digital IC Design, Staff to Principal Engineer

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

As a Digital IC Design Senior Staff Engineer with Marvell, you'll be a member of the Central Engineering business group. If you picture Marvell as a wheel, Central Engineering is the center hub providing IP to be used by all the other spokes on that wheel, including Automotive, Storage, Security, and Networking. You'll be part of a digital team of about eight people making a big impact on this organization, working on ultra-dense and performance Static Random Access Memory (SRAM) memory compilers.

Marvell Vietnam is one of Marvell Research and Development (R&D) centers. We are seeking talented engineers to join our ASIC Development team and work with the most advanced technologies in IC design.

What You Can Expect

• Work with IP/SoC architecture to study design feasibility and ensure it meets PPA requirements.

• Create Micro-Architecture Specification (MAS), perform RTL coding based on MAS using best RTL coding practices, and integrate the RTL into the IP/SoC.

• Perform RTL code reviews and apply tools to formally check and fix RTL against various design rules.

• Collaborate with the verification team to define verification strategy, develop test plans, debug and fix failures, and analyze coverage.

• Cooperate with Synthesis, DFT, STA, and PnR teams to resolve issues related to the assigned IP.

• Support Emulation, FPGA prototyping, functional ATE, and silicon validation teams.

What We're Looking For

• Degree in Computer Science, Electrical Engineering, or related fields, with 8+ years of relevant professional experience. Fresh candidates with a GPA of 8.0+ are welcome. PhD candidates with limited work experience are encouraged to apply.

• Familiarity with digital IC design methodologies, understanding of all stages of ASIC design flow, and experience with EDA tools.

• Hands-on experience in behavioral and RTL coding Verilog/SystemVerilog preferred.

• Proficient in documentation and communication in English.

• Experience with UVM verification methodology is a plus.

• Experience with PCIe, DDR, SRAM, NVMe, DMA, and Security is a strong plus.

• Experience with ARM-CPU integration, ARM-based SoC architecture, Emulation, or FPGA is a plus.

Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We're dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it's like to work at Marvell, visit our page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-UN1