Search by job, company or skills
Showing 1 job
Skills:
Universal Verification Methodology (UVM), C, Verilog, C++, Mixed-signal co-simulation, systemverilog, Real number modelling, Spice netlist, Behavioural models, formal verification
We don’t charge money for job offers