Search by job, company or skills
Showing 1 job
Skills:
Universal Verification Methodology (UVM), C, C++, Verilog, Real number modelling, Spice netlist, Mixed-signal co-simulation, Behavioural models, systemverilog, formal verification
We don’t charge money for job offers