Debugging, Routing, Shell Scripting, Automation, Static Timing Analysis, Python, Tcl, floorplanning, Congestion Mitigation, Power and Area Optimization, Synthesis, RTL-to-GDSII Implementation, Placement, Timing Closure, EDA Methodology Development, Physical Design Implementation, Clock Tree Synthesis