Debugging, Routing, Shell Scripting, Automation, Static Timing Analysis, Python, Tcl, Power and Area Optimization, floorplanning, Congestion Mitigation, Synthesis, RTL-to-GDSII Implementation, EDA Methodology Development, Placement, Timing Closure, Physical Design Implementation, Clock Tree Synthesis