parasitic effects, PEX, Cadence Virtuoso Custom Layout, 5nm FinFET, FinFET layout techniques, matching symmetry, LVS, memory custom layout, design-rule requirements, shielding guard rings, SRAM bitcell memory arrays, layout optimization, ERC, DRC, parasitic optimization, sensitive-net routing, Calibre PVS, advanced-node tapeout