Usb, DDR, Shell, Pcie, Perl, Ethernet, Python, CHI, Ace, RISC-V, ARM CPU, Uvm, systemverilog, Axi, CXL, SVA

Asic verification, digital design verification, Uvm, test bench architecture, systemverilog, GIT version control, C Language