Perl, Verilog, Computer Architecture, Python, Tcl, Physical Design, digital logic, Methodology, EDA Tools, Cadence Innovus

rtl development , Verilog, System Verilog, static timing analysis, Matlab, Perl, Unix Shell, FEC Forward Error Correction, Functional Verification, functional validation, Design-for-Test DFT, chip bring up, high speed DSP