About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Marvell Central Engineering (CE) develops Marvell most advanced High-Speed SerDes (HSS) IPs covering multiple applications, Switch, Automotive, Storage, Optics, etc. Acting as the engine to the company, Central Engineering provides the source of power to every business unit in Marvell system.

As part of the Infrastructure Processor unit at Marvell, you will verify all of the circuitry that goes inside our chips for the general market and for specific customers. These chips use cutting-edge technology to facilitate data transfers at high speeds, and you will help verify that each design meets our customers specifications whether they're a major telecom organization or automotive company, etc.

What You Can Expect

Analyze the and extract Spec, create comprehensive test plan and coverage plan.
Contribute to the development of UVM components, ENV, Coverage model, and Assertion protocol checkers
Develop testing strategies to achieve coverage
Run simulation, and regression, debug and propose bug fixings for both DV/C model
Merge, analyze and improve the coverage results.
Run GLN/SDF simulation and propose ECO fixings.

What We're Looking For

Bachelor's degree in Computer Science, Electrical Engineering or related fields and 2-7 years of related professional experience Or Master's degree and/or PhD in Computer Science, Electrical Engineering or related fields with 1-5 years of experience.
Experience with Verilog and SystemVerilog, preferably with UVM.
Skilled in C and C++ programming languages
Knowledge of Digital Signal Processing (DSP) theory and practical experience is a plus
Experience with scripting languages, e.g., Python or Perl
Working knowledge of the Linux operating system
English Proficiency

Additional Compensation And Benefit Elements

Competitive salary, plus 13th-month salary and performance-based bonus
RSUs (Restricted Stock Units) for new joiners and on-going annually
Premium health & accident insurance for you and your family (spouse and children)
Annual medical check-up at a designated hospital arranged by Marvell
Generous paid leave policies: 15 annual leave days, 3 Recharge periods per year (company-wide off-work from Friday to Monday), 5 paid sick leave days, 3 days of volunteer time-off and 11 public holidays
Exciting Employee Events: Participate in fun activities throughout the year such as team birthdays, sports tournaments, company trips, mid-autumn, appreciation week, charity, health seminars, year-end party, and more.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Interview Integrity

As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.

Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

Design Verification Senior to Staff Engineer

Senior/Staff Engineer - Post-Silicon Hardware Validation

Sr Staff Static Timing analysis (STA) Engineer

ASIC Design and Verification Mentor- Vietnam