16:I[832,["669","static/chunks/app/(Engagement)/similar-jobs/%5Bid%5D/page-c447bae90b52e217.js"],"default"] 18:I[5878,["669","static/chunks/app/(Engagement)/similar-jobs/%5Bid%5D/page-c447bae90b52e217.js"],"Image"] 17:T71b,

Responsibilities

Execute Floorplanning, Placement, Clock Tree Synthesis (CTS), and Routing.
Drive Timing Closure and Static Timing Analysis (STA) across MMMC.
Perform Physical Verification (DRC, LVS, Antenna, ERC) and Fixes.
Handle Power Integrity (IR-Drop) and Electromigration (EM).
Mentoring junior members.

Requirements:

Bachelor or MS Degree in EE or related.
3+ years in Digital Physical Design.
Familiar with Cadence EDI, Synopsys ICC design flow, and Mentor Calibre for physical design engineer
Familiar with TCL/ Perl scripting and design automation.
Fluent in English.
Experience of working on top-level design is a plus.

Benefits:

Successful candidates will be part of a friendly, motivated and committed talent teams with various benefits and attractive offers:

Competitive salary in labor market
Project bonuses when you join ODC (Offshore Development Center) projects
100% full salary in probation period
Relocation support policy when working in Da Nang
Bonus and welfare policies (FPT Care, summer retreat, teambuilding, annual health check-ups, Training) standardized according to large corporate scale.
Opportunities to access leading design technologies and participate in Japan & Korea projects in a professional, standardized microcircuit design environment.
Unlimited development: participate in the value chain from PMIC, IP Solutions, Engineering Service, ATE & Packaging, Camera & Drone to IoT Devices. Access to Up-Skill Training and professional development programs.
Working time: 8:30 AM-6:00 PM From Mondays to Fridays

Physical Design Engineer (3+ YOE)