monte carlo , Python, Functional Coverage, power management, Analog Mixed-Signal, Uvm, Assertions, systemverilog, Pvt, Mixed-Signal Debug, Verification Automation, RNM, AMS Verification, Verilog-AMS, Spice, AMS Simulation, PMIC

Mentor, Uvm, firmware interaction, Synopsys, AMs, systemverilog, Cadence, Siemens, Calibration and link training flows, Register models, industry VIPs, Avery, SERDES