synplify , Verilog, Vcs, Python, Tcl, VHDL, FPGA development, Modelsim, systemverilog, Xilinx Vivado

Budget Management, Rolling Estimate, Business Plan, Financial Modeling, Knowledge of Department’s financial procedures and policies