C, Perl, Python, ASIC design flow, digital design and verification methodologies, Uvm, systemverilog

C, Digital Signal Processing, Perl, Python, ASIC design flow, digital design and verification methodologies, Cadence, Uvm, systemverilog, EDA Tools, Mentor Graphics, Synopsys